

International Review of Electrical Engineering (IREE)

PART
B

Contents:

(continued from Part A)

- Improvement of Power System Transient Stability Using TCBR and TCSC, a Comparative Study** 2727
by Sabir Messalti, Saad Belkbiat, Shahrokh Saadate, Damien Flieller
- Flexible Distributed Generation Planning in Distribution Systems Considering the Plans Assessment** 2737
by A. Moeini, H. Yassami, M. Banejad, M. Ouladi, A. Bagheri, M. Ghadiri
- Damping of Power System Oscillations Using Genetic Algorithm and Particle Swarm Optimization** 2745
by Mahdiyeh Eslami, Hussein Shareef, Azah Mohamed, Mohammad Khajehzadeh
- Decentralized Nonlinear Adaptive Control and Stability Analysis of Multimachine Power System** 2754
by M. Ouassaid, M. Maaroufi, M. Cherkaoui
- Advanced Control Techniques for Grid-Connected Distributed Generators in Microgrids** 2764
by Tsao-Tsung Ma
- Optimal Power Flow with Unified Power Flow Controller Using Artificial Bee Colony Algorithm** 2773
by Arjang Yousefi-Talouki, S. Arghar Gholamian, Mehdi Hosseini, Sepideh Valiollahi
- Optimal State Feedback Damping Controller for the STATCOM Using Particle Swarm Optimization** 2779
by Amin Safari, Rouzbeh Jahani, Mehrdad Fazli, Hossein Shayeghi, Heidar Ali Shayanfar
- A New Advanced Heuristic Method for Optimal Placement of Unified Power Flow Controllers in Electrical Power Systems** 2786
by Rouzbeh Jahani, Hadi Chahkandi Nejad, Alireza Shafiqhi Maleksab, Heidar Ali Shayanfar
- Damping of Low Frequency Oscillation in AC/DC Interconnected Power System Using LQG/LTR Controller Approach** 2795
by K. Rahmani, Mehdi S. Naderi, G. B. Gharehpetian, Mohammad S. Naderi, M. Karrari
- COA Based Coordinated Design of FACTS and PSS Output Feedback Controllers** 2803
by Amin Safari, Rouzbeh Jahani, Mehrdad Hajinasiri, Amir Hossein Araskalaei, Heidar Ali Shayanfar

(continued on inside back cover)



International Review of Electrical Engineering (IREE)

Editor-in-Chief:

Santolo Meo
Department of Electrical Engineering
FEDERICO II UNIVERSITY
P.L. Capodocchia - 80125 Naples, Italy
csantolo@uni-napoli.it

Editorial Board:

Jorge Luis Aguero	(Argentina)	Theodore Laopoulos	(Greece)
Drago Ban	(Croatia)	Gerard Ledwich	(Australia)
Barbi Ivo	(Brazil)	Emil Levi	(U.K.)
M. El Hachemi Benbouzid	(France)	Leo Lorenz	(Germany)
Fredrik Blaabjerg	(Denmark)	Junya Matsuki	(Japan)
Bimal K. Bose	(USA)	Santolo Meo	(Italy)
Isaak Braslavsky	(Russia)	Linus Michaeli	(Slovak Republik)
Piet M.T. Broersen	(The Netherlands)	Mart Min	(Estonia)
Hulusi Bülent Ertan	(Turkey)	James E. Morris	(USA)
Carlo Cecati	(Italy)	Istvan Nagy	(Hungary)
Dominique Dallet	(France)	Shukla Padma Kant	(Germany)
Massimo D'Apuzzo	(Italy)	Po Gyu Park	(Korea)
Serge Demidenko	(Malaysia)	Michel Poloujadoff	(France)
Ahmed M. El-Serafi	(Canada)	Jan-Hann C. Pretorius	(South Africa)
Ali Emadi	(USA)	Francesco Profumo	(Italy)
Enric Fossas	(Spain)	Zhaoming Qian	(China)
Giuseppe Gentile	(Italy)	Kaushik Rajashekara	(USA)
Jacek F. Gieras	(USA)	Muhammad H. Rashid	(USA)
Ferdinand Gubina	(Slovenia)	Alfred Rufer	(Switzerland)
Thierry Marie Guerra	(France)	Athanasios N. Safacas	(Greece)
Peter Hanggi	(Germany)	Yong-Hua Song	(U.K.)
Narain Hingorani	(USA)	Julio Usaola	(Spain)
David Howe	(U.K.)	Cui Xiang	(China)
Maria Imecs	(Romania)	Inmaculada Zamora	(Spain)
Vittorio Isastia Cimino	(Italy)	Ahmed Faheem Zobaa	(U.K.)

The *International Review of Electrical Engineering (IREE)* is a publication of the Praise Worthy Prize S.r.l.
The Review is published bimonthly, appearing on the last day of February, April, June, August, October, December.

Published and Printed in Italy by Praise Worthy Prize S.r.l., Naples, December 31, 2010.

Copyright © 2010 Praise Worthy Prize S.r.l. - All rights reserved.

This journal and the individual contributions contained in it are protected under copyright by Praise Worthy Prize S.r.l. and the following terms and conditions apply to their use:

Single photocopies of single articles may be made for personal use as allowed by national copyright laws.

Permission of the Publisher and payment of a fee is required for all other photocopying, including multiple or systematic copying, copying for advertising or promotional purposes, resale and all forms of document delivery. Permission may be sought directly from Praise Worthy Prize S.r.l. at the e-mail address:

administration@praiseworthyprize.com

Permission of the Publisher is required to store or use electronically any material contained in this journal, including any article or part of an article. Except as outlined above, no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without prior written permission of the Publisher. E-mail address permission request:

administration@praiseworthyprize.com

Responsibility for the contents rests upon the authors and not upon the Praise Worthy Prize S.r.l.

Statement and opinions expressed in the articles and communications are those of the individual contributors and not the statements and opinions of Praise Worthy Prize S.r.l. Praise Worthy Prize S.r.l. assumes no responsibility or liability for any damage or injury to persons or property arising out of the use of any materials, instructions, methods or ideas contained herein. Praise Worthy Prize S.r.l. expressly disclaims any implied warranties of merchantability or fitness for a particular purpose. If expert assistance is required, the service of a competent professional person should be sought.

Improvement of Power System Transient Stability Using TCBR and TCSC, a Comparative Study

Sabir Messalti^{1,2}, Saad Belkhiat¹, Shahrokh Saadate², Damien Flieller²

Abstract – This paper shows the modeling and the effectiveness of two FACTS devices for transient stability improvement of power systems: The ability of flexible adjustment of Thyristor Control Breaking Resistor (TCBR) and Thyristor Controlled Series Capacitor (TCSC) can presumably increase the power systems stability. Their effect has been investigated separately and can be combined together to have a higher benefits when the power system is equipped with a compensator. Critical Clearing Time (CCT) has been used as an index for evaluated transient stability. The transient stability is assessed by the criterion of relative rotor angles, using Runge-Kutta method. The effectiveness of the proposed method is tested on the WSCC3 nine-bus system applied to the case of three-phase short circuit fault in one transmission line. The simulation results and their comparison are presented in this paper. Copyright © 2010 Praise Worthy Prize S.r.l. - All rights reserved.

Keywords: Critical Clearing Time CCT, Transient Stability, Runge-Kutta Method, TCBR, TCSC

Nomenclature

D_i	Damping constant of i^{th} generator	P_1, P_2	Intermediate state variables
E'_{di}	d-axis transient emfs of i^{th} generator	DB_i	Dead band
E'_{qi}	q-axis transient emfs of i^{th} generator	K_R	Regulator gain
H_i	Inertia constant of i^{th} generator	K_A	Amplifier gain
I_d	d-axis generator currents of i^{th} generator	K_E	Exciter gain
I_q	q-axis generator currents of i^{th} generator	K_F	Stabilizer gain
P_{mi}	Mechanical input power of i^{th} generator	T_R	Time constant of regulator
P_{ei}	Electrical power of i^{th} generator	T_A	Time constant of amplifier
T'_{d0i}	d-axis transient time constants of i^{th} generator	T_E	Time constant of exciter
T'_{q0i}	q-axis transient time constants of i^{th} generator	T_F	Time constant of stabilizer
V_{ex}	Field voltage controlled by a voltage regulator of i^{th} generator	V_1	Regulator output voltage
x'_{di}	d-axis generators' transient reactance of i^{th} generator	V_{or}	Initial amplifier output voltage
x'_{qi}	q-axis generators' transient reactance of i^{th} generator	V_R	Amplifier output voltage
δ_i	Rotor angle of i^{th} generator	V_t	Stator voltage
ω_b	Rotating angular velocity	V_2	Stabilizer output voltage
ω_i	Rotor angular velocity of i^{th} generator	V_{di}	d-axis emfs of i^{th} generator
R	Speed regulation	V_{qi}	d-axis emfs of i^{th} generator
T_c, T_s	Time constants regulator	B	Shunt susceptance of the line
P_m	Mechanical power	G	Shunt conductance of the line
$P_m(0)$	Initial mechanical power		

I. Introduction

Modern power systems are very complex and interconnected. The great need to improve the quality of electrical power requires to keep the reliability and the stability of electrical system. Furthermore, the demand for electrical energy around the world increases continuously while the expansion of power generation

Voltage Sag Compensation in Distribution System Due to SLG Fault Using D-STATCOM

Hendri Masdi¹, Norman Mariun¹, S. M. Bashi¹, Azah Mohamed²

Abstract – This paper presents the distribution static compensator (D-STATCOM) for load compensation in an unbalanced distribution system. Simulation were carried out for both cases where, D-STATCOM was connected to the system and not, with simulation interval 0.20 sec. In order to verify the simulation results, a prototype D-STATCOM is constructed and connected in shunt load. Single Line to Ground (SLG) fault is tested on the load and the corresponding results without and with D-STATCOM are recorded then the experimental results obtained from the constructed D-STATCOM are compared with the simulation results. The aim of the D-STATCOM here is to provide voltage regulation at the load point and mitigate the voltage sag generated when the fault occurred. The D-STATCOM is intended to replace the widely used static var compensator (SVC). The compensation scheme of the D-STATCOM is derived using the symmetrical component method. In this work, the 12-pulse D-STATCOM configuration with IGBT has been designed and the graphic based models of the D-STATCOM have been developed using the PSCAD/EMTDC4.2 electromagnetic transient simulation program. Copyright © 2010 Praise Worthy Prize S.r.l. - All rights reserved.

Keywords: SLG, D-STATCOM, Voltage Sag Compensation

I. Introduction

Electric problems always occur regardless of time and place. This may cause an impact to the electric supply thus may affect the manufacturing industry and impede the economic development in a country. The major electric problems that always occur in power systems are the power quality problems that have been discussed by the electrical engineers around the world, since problems have become a major issue due to the rapid development of sophisticated and sensitive equipment in the manufacturing and production industries.

The increased concern for power quality has resulted in measuring power quality variations, studying the characteristics of power disturbances and providing solutions to the power quality problems [7].

In distribution systems, the power quality problems can reduce the power supplied to the customers from its nominal value. Voltage sag, harmonic, transient, overvoltage and undervoltage are major impacts to a distribution system. The utility and the users are responsible in polluting the supply network due to operating of large loads.

Environmental effects also give an impact to the power quality and its reliability. Major concerns on industrial power quality problems are that they affect the production, due to sensitive equipment in the industries. Where there are power quality problems, equipment may misoperate or machine may possibly shut down.

Voltage sags is the most important power quality problems faced by many industries and utilities. It contributes more than 80% of power quality (PQ) problems that exist in power systems [12]. By definition, a voltage sag is an rms (root mean square) reduction in the AC voltage at the power frequency, for duration from a half-cycle to a few seconds [6]. Voltage sags are not tolerated by sensitive equipments used in modern industrial plants such as process controllers, programmable logic controllers (PLC), adjustable speed drive (ASD) and robotics [12]. It has been reported that, high intensity discharge lamps used for industrial illumination get extinguished at voltage sags of 20% and industrial equipments like PLC and ASD are about 10% [9].

Various methods have been applied to reduce or mitigate voltage sags. The conventional methods are by using capacitor banks, introduction of new parallel feeders and by installing uninterruptible power supplies (UPS). However, the PQ problems are not solved completely due to uncontrollable reactive power compensation and high costs of new feeders and UPS. The D-STATCOM has emerged as a promising device to provide not only for voltage sags mitigation but a host of other power quality solutions such as voltage stabilization, flicker suppression, power factor correction and harmonic control [4],[13]. The D-STATCOM has additional capability to sustain reactive current at low voltage, reduce land use and can be developed as a

voltage and frequency support by replacing capacitors with batteries as energy storage [10].

There are many solutions in mitigating the power quality problems at a distribution system such as using surge arresters, active power filters, isolation transformer, uninterruptible power supply and static VAR compensator. [1] proposed a new D-STATCOM control algorithm which enables separate control of positive and negative sequence currents and decoupled control of d- and q-axes current components. [3] use real time digital simulation of power electronic system which is a heavily computer intensive operation, and based on VSC D-STATCOM power system. From the studies, it is shown that all these equipments are capable in solving power quality problems. The best equipment to solve this problem at distribution systems at minimum cost is by using Custom Power family of D-STATCOM.

In this paper, D-STATCOM for voltage sag compensation in an SLG faults distribution system is explained. The designed D-STATCOM is connected in shunt to the 11 kV test distribution system. Passive filters will be employed to reduce the harmonics present in the output of the D-STATCOM which exceed the limits by IEEE standards. Simulation results on the performance of the D-STATCOM for voltage sag mitigation are presented and compared with the experimental results.

II. Materials and Methods

II.1. Basic Configuration and Operation of D-STATCOM


The D-STATCOM is a three-phase and shunt connected power electronics based device. It is connected near the load at the distribution systems. The major components of a D-STATCOM are shown in Fig. 1. It consists of a dc capacitor, three-phase inverter (IGBT, thyristor) module, ac filter, coupling transformer and a control strategy [10].

The basic electronic block of the D-STATCOM is the voltage-sourced inverter that converts an input dc voltage into a three-phase output voltage at fundamental frequency.

The D-STATCOM employs an inverter to convert the DC link voltage V_{dc} on the capacitor to a voltage source of adjustable magnitude and phase. Therefore the D-STATCOM can be treated as a voltage-controlled source. The D-STATCOM can also be seen as a current-controlled source. Fig. 1 shows the inductance L and resistance R which represent the equivalent circuit elements of the step-down transformer and the inverter will be the main component of the D-STATCOM.

The voltage V_i is the effective output voltage of the D-STATCOM and δ is the power angle.

The reactive power output of the D-STATCOM inductive or capacitive depending can be either on the operation mode of the D-STATCOM.



where:

- V_s = Peak phase voltage
- I_i = Step - drop of load current
- V_i = Inverter output voltage
- V_{dc} = Capacitor voltage
- VSI = Voltage source inverter
- SPWM = Sinusoidal PWM
- L = Inductance system
- R = Resistance system

Fig. 1. Basic Building Blocks of the D-STATCOM


Referring to Fig. 1, the construction controller of the D-STATCOM is used to operate the inverter in such a way that the phase angle between the inverter voltage and the line voltage is dynamically adjusted so that the D-STATCOM generates or absorbs the desired VAR at the point of connection. The phase of the output voltage of the IGBT-based inverter, V_i , is controlled in the same way as the distribution system voltage, V_s .

Figs. 2 show the three basic operation modes of the D-STATCOM output current, I , which varies depending upon V_i . If V_i is equal to V_s , the reactive power is zero and the D-STATCOM does not generate or absorb reactive power. When V_i is greater than V_s , the D-STATCOM shows an inductive reactance connected at its terminal. The current, I , flows through the transformer reactance from the D-STATCOM to the ac system, and the device generates capacitive reactive power. If V_i is greater than V_s , the D-STATCOM shows the system as a capacitive reactance. Then the current flows from the ac system to the D-STATCOM, resulting in the device absorbing inductive reactive power [4].

II.2. Construction Of The 12-Pulse D-STATCOM and Control System

Fig. 3 shows a typical 12-pulse inverter arrangement utilizing two transformers with their primaries connected in series [5]. The first inverter is connected to the system through a Y-Y arrangement, whereas a Y- Δ connection is used for the second inverter.

Each inverter operates as a 6-pulse inverter, with the Y- Δ inverter being delayed by 30° with respect to the Y-Y inverter. The current flowing into each inverter is the same, scaled by the transformer ratio, as the current being drawn from the system by the D-STATCOM. For the Y- Δ inverter, the current is also delayed by 30° with respect to the current of the Y-Y inverter [5].



Figs. 2. Operation modes of D-STATCOM




Fig. 3. The 12-pulse D-STATCOM arrangement

Fig. 3 also shows the proposed 12-pulse D-STATCOM configuration with the IGBT's used as power devices. The IGBT's are connected anti parallel with diodes for commutation purposes and charging of the DC capacitor [2].

The DC side of D-STATCOM is connected in parallel to keep the voltage on the DC side as low as possible and to improve utilization of the DC side capacitor. The first transformer is in wye-to-wye connection and the second transformer is in wye-to-delta connection. This is to give a 30° phase shift between the pulses and to reduce harmonics generated from the D-STATCOM. Both transformers are stepped down from 11kV to 2kV, i.e. 11:2 transformers. The D-STATCOM is connected in shunt to the system.

11.3. Inverter Design

Inverters are used to convert DC signal to AC signal. In this work a 3-phase inverter has been developed. The DC source in the system is the DC capacitor. This is located in parallel with the D-STATCOM.

The charging of the capacitor is referred to the reactive power in the system. The capacitor is charged when the current in the system is higher than in the D-STATCOM and is discharged when the current is lower. For inverter the most important part is the sequences of operation of the IGBTs. The IGBTs signals are referred to the Sinusoidal Pulse Width Modulation (SPWM) that will generate the pulses for the firing of the IGBTs. Fig. 4 shows the modeling of the inverter.




Fig. 4. Modeling of Inverter

11.4. Capacitor Sizing

Capacitor sizing is referred to the fault current in the system. The difference in current between the current before and after the fault is considered as current faults. In capacitor sizing, a suitable range of DC capacitor is needed to store the energy to mitigate the voltage sag. The DC capacitor, C_{DC} is used to inject reactive power to

the D-STATCOM when the voltage is in sag condition. In the design, the harmonic effects must be considered because the load is inductive and this may affect the value of C_{DC} . The following equation is used to calculate C_{DC} [2]:

$$\frac{1}{2} C_{DC} [V_{C_{MAX}}^2 - V_{DC}^2] = \frac{1}{2} I_{SM} \cdot \Delta I_L \cdot T \quad (1)$$

Equation (1) is used for harmonic mitigation in single phase system but for a three phase system the equation is given by:

$$C_{DC} = 3 \times \frac{I_s \cdot \Delta I_L \cdot T}{V_{C_{max}}^2 - V_{DC}^2} \quad (2)$$

where:

- V_s = Peak phase voltage
- I_L = Step - drop of load current
- T = Period of one cycle of voltage and current
- $V_{C_{MAX}}$ = Pre-set upper limit of the energy storage C (per-phase),
- V_{DC} = Voltage across C (per-phase)

The value of ΔI_L can be found by measuring the load current before and during the voltage sag [2].

The value of V_{DC} is given by:

$$V_{DC} = \frac{3\sqrt{3} \cdot V_s \cdot \cos \alpha}{\pi} \quad (3)$$

where α = delay angle.

If $\alpha = 0$, the equation become:

$$V_{DC} = \frac{3\sqrt{3} \cdot V_s}{\pi} \quad (4)$$

The value of $V_{C_{MAX}}$ is the present upper limit of C_{DC} , and is two or three times of the V_{DC} .

11.5. Transformer Configuration

For the 12-pulse operation, two six-pulse inverters that are shifted by 30° from each other can provide the phase angle shift for a suitable configuration. For the 12-pulse D-STATCOM, the transformers are connected in parallel to each other for six pulse arrangement. The first inverter is connected in Y-Y to the system lagging 30° from the second inverter which is connected in Y- Δ arrangement to the system. For Y- Δ connection, it will provide a phase shift of about 30° . This phase shift is needed to make sure the operation of the 12 pulse D-STATCOM is in a stable condition.

11.6. Controller Configuration

The control used in the simulation is AC voltage control or reactive power control. This control is divided into two parts, that is, the SPWM and reactive power

control. Fig. 5 shows that the microcontroller regulates the AC side voltage sourced converter (VSC) or alternatively, reactive power into or out of the VSC. The output of micro controller is the angle order, which is used to maintain the phase shift.

The reactive power flow from the system is compared to the reference per-unit voltage that contributes to a change of the phase shift. The difference in phase shift will provide the needed reactive power from the DC capacitor.

The SPWM technique is described in Fig. 6 and Fig. 7. The SPWM firing pulse to the IGBTs are obtained by comparing the PWM carrier signals and the reference sine waveform. The phase locked loop (PLL) plays an important role in synchronizing the switching to the distribution system voltage and lock to the phase at fundamental frequency to generate the PWM triangular carrier signals.




Fig. 5. Reactive power Control Loop

The frequency is multiplied with PWM switching frequency. As shown in Figs. 8, the switching frequency is set at 1.5 kHz, which is 30 times the system operating frequency, and converted to a triangular signal whose amplitude is fixed between -1 to +1. In Fig. 7, the pulses PLL are applied to generate sinusoidal curves at the wanted fundamental frequency. A shift is effectively the output coming from the reactive power control loop, i.e. the angle order. The difference in angle order will change the width of the PWM signal and ultimately the needed reactive power to be supplied to the system.

In this simulation, the amplitude is fixed and phase shift is control to maintain at 30° .

Figs. 8 show the output of a triggering signal of IGBT when voltage sag occurs in the system.




Fig. 6. SPWM Carrier Signal






Fig. 7. Generation of Reference Sine wave



(a) Fundamental



(b) Simulation

Figs. 8. Simulation of SPWM for IGBT gate drive




Fig. 9. Three-phase Fault Component to Introduce Voltage Sag

III. Results and Discussion

III.1. Simulation Voltage Sag Condition Results

In the simulation study, a voltage sag in the system is created by the three-phase fault component from the PSCAD/EMTDC software's library.

Fig. 9 shows the component applied to generate voltage sag. The system was simulated for 0.8 seconds with a three-phase balanced fault occurring at time 0.4 sec for a duration of 0.2 s. Figure 10 shows the per-unit voltage, current and voltage profiles of the system. From Fig. 11, it can be seen that due to the SLG fault, voltage sag has occurred. The depth of sag can be changed by changing the fault impedance in Real and Reactive Power.

The percentage of sag for the system is calculated using the following equation:

$$\begin{aligned}
 \text{Sag}(\%) &= \frac{V_{pre-sag}(p.u) - V_{sag}(p.u)}{V_{pre-sag}(p.u)} \times 100 = \\
 &= \frac{0.818 - 0.498}{0.818} \times 100 = \\
 &= 39.12\%
 \end{aligned}
 \tag{5}$$

It is evident from the graphs shown in Figure 11 and Figures 12 that the line current, I_{L-L} (rms), dropped from 89A to 62A, harmonic load (source) and the line voltage, V_{L-L} , dropped from 7.344kV to 4.97kV. From these values, the DC capacitor value is determined as follows (equation (2)):

$$C_{DC} = 3 \times \frac{V_s \cdot \Delta I_L \cdot T}{V_{C_{max}}^2 - V_{DC}^2}
 \tag{6}$$

where, in this case for $V_s = 1633$ V, $I_L = 148.5$ A, $T = 20$ ms, $V_{C_{max}} = 8400$ V and $V_{DC} = 2000$ V, the calculated capacitance value is $C_{DC} \approx 220\mu\text{F}$.

The VAR rating of the D-STATCOM when $C_{DC} = 220\mu\text{F}$ is calculated as:

$$\text{VAR} = 314.2 \times C_{DC} \times V_{L-L}^2
 \tag{7}$$

V_{l-l} is the nominal line-to-line voltage of the system at the point of connection of the filter. In this case, $V_{l-l} = 6.93$ kV and the VAR rating of the D-STATCOM is 3.3 MVAR.




Fig. 10. Voltage (p.u), Current (kA), and Voltage(kV) of the System during Voltage Sag Condition

III.2. Simulation of Voltage Sag Mitigation by D-STATCOM

The D-STATCOM is now connected in shunt with the 11kV system and the simulation is set to run again for 0.8sec. The switching frequency of the SPWM control is set at 1.65 kHz. Figs. 12 ((a), (b), and (c) show the results obtained from the simulation. From Figs. 12, it can be seen that the system's per unit voltage is maintained at 1.0 p.u. The spikes at the beginning and end of sag are due to capacitor charging and discharging. Figs. 12 show the duration of voltage sag from 0.4s to 0.6s and during this period the D-STATCOM responds well to give the system better ride through capability. The sag was mitigated within 20ms and limited to less than 20% of sag before the system recovered to 1.0 p.u. Figs. 13 show that the D-STATCOM through the control feedback, the angle order is always kept at 30° between the 12 pulses. It can be seen that the DC current of the DC capacitor is fluctuating from negative to positive. This is due to the capacitor charging and discharging. The primary voltage of the 11:2 transformer, i.e. the system voltage, is maintained at about 11kV during the duration of sag. This proves that the D-STATCOM

works very well in compensating the voltage sag caused by SLG faults and load (source) harmonics.







Fig. 11. 11kV System with D-STATCOM V (p.u), Real and Reactive Power



(a) Results of Voltage and Current without D-STATCOM



(b) Results of Voltage and Current with D-STATCOM




(c) Harmonic

Figs. 12. System Responses without and with the D-STATCOM


IV. Experimental Result

Figs. 13 show the experimental testing set up in the laboratory. Output of the experimental results from the 3 phase Inverter SPWM board controller is shown in Figs. 14. Fig. 15 shows the normal typical waveforms of the system voltage and current. Fig. 16 presents voltage sag typical waveforms of the system voltage and current.


Figs. 17 show the phase-to-phase voltage during voltage sag. The duration of voltage sag is from 0.4s to 0.5s and during this period the D-STATCOM responds well to give the system better ride through capability.



(a) Controller




(b) Power Inverter




(c) Schematic of Power Inverter

Figs. 13. Laboratory Experimental Set-up



(a) System Voltage and Inverter Output Voltage L-L



(b) System Voltage and Inverter Output Voltage L- N

Figs. 14. Experimental Results of 3 Phase Output Inverter




Fig. 15. Normal typical waveforms of the System Voltage and Current






Fig. 16. Typical waveforms of the System Voltage and Current during the SLG Fault


So, during the SLG fault the output voltage is as shown in Figs. 17. The measured values for line-to-line voltages are: $V_{ab} = 78.1 V$, $V_{bc} = 125.72 V$ and $V_{ca} = 98.72 V$. The percentage unbalance can be calculated using equation (5) and found to be 20%. This value indicates that the unbalanced voltage during SLG fault is severe. Figure 18 presents the comparison of voltage sag distribution obtained from experimental measurement and simulation waveforms of the system during 20% voltage sag condition.



(a) Voltage Sag waveforms without D-STATCOM



(b) Voltage Sag waveforms with D-STATCOM



(c) Voltage Sag waveforms without and with D-STATCOM

Figs. 17. Experimental Voltage Sag Results




Fig. 18. Comparison of experimental measurement and simulation, typical waveforms of the system during 20% voltage sag condition

V. Conclusion

The study here presented, shows that the complete and detail model developed using PSCAD is sufficiently good for simulation. Somehow, the experimental

measurement could not be quite precise when it concerns the first microseconds of starting the D-STATCOM operation to SLG faults. On the other hand, after some microseconds the suitability between the simulation and experimental measurement curves is good.

A simulation construction of the 12-pulse D-STATCOM has been designed using the PSCAD/EMTDC program. An important aspect considered in the design is the control system. The control strategy for the D-STATCOM is the AC side voltage or reactive power control. PI controller is used to control the flow of reactive power to and from the DC capacitor. Phase Lock Loop components are used in the control to generate the switching signal, i.e. triangular waves, and reference signals, i.e. sinusoidal wave. PWM switching control is used to switch on and off the IGBT's. The IGBT's are connected inversely and parallel to the diodes for commutation purposes and to charge the capacitor. IGBTs are used in this simulation because it is easy to control the switch on and off of their gates and suitable for the designed D-STATCOM.

From the simulation results, the construction of the designed D-STATCOM responded well in mitigating voltage sag caused by SLG faults and load (source) harmonics. The DC capacitor value is dependent on the percentage of voltage sag. The difference of step drop load current during sag is the amount of reactive current needed to be compensated.

Lastly, the development of the D-STATCOM is a promising device and will be a prominent feature in power systems in mitigating power quality related problems in the near future.

Acknowledgements

The authors gratefully acknowledged the financial support from the Ministry of Science, Technology and Innovation, Malaysian for this project.

References

- [1] Blažič, B. and Papič, I. Minimizing the Effects of a Distorted DC-Bus Voltage of a STATCOM. IEEE Melecon 2004, May 12-15, 2004, Dubrovnik, Croatia, Pages: 1095-1-98.
- [2] Chin-Yuan Hsu and Horn-Yuan Wu, "A New Single-Phase Active Filter with Reduced Energy Storage Capacitor", Power Electronics Specialists Conference, 1995. PESC'95 Record, 26th Annual IEEE, vol. 1, pp. 18-22, June 1995
- [3] Dinavahi, V., Iravani, R., Bonert, R. Design of a real-time digital Simulator for a D-STATCOM system; Industrial Electronics, IEEE Transactions on Volume 51, Issue 5, Oct. 2004 Page(s):1001 – 1008.
- [4] G.F. Reed, M. Takeda, I. Iyoda, "Improved power quality solutions using advanced solid-state switching and static compensation technologies". IEEE Power Engineering Society 1999 Winter Meeting, New York, NY, USA, vol. 2, pp: 1132-1137.
- [5] Kalyan K, Sen, "STATCOM - STATic synchronous COMPensator: Theory, modeling, and applications". IEEE Power Engineering Society Winter Meeting, USA, 1999.
- [6] Michael D. Stump, Gerald J. Keane, Frederick K.S. Leong, "The Role of Custom Power products in enhancing power quality at

- industrial facilities", in Proceedings of the International Conference on Energy Management and Power Delivery, 1998.
- [7] Oliver, J.A Lawrence, R. Banerjee, B.B. 2002. How to specify power-quality-tolerant process equipment. IEEE Industry Applications Magazine 8 (5):21 – 30.
- [8] Osborne, M.M., Kitchin, R.H., Ryan, H.M. Custom Power Tehnology in Distribution System An Overview, Distribution System. Reliability, Security and Power Quality of Distribution Systems, 1992., IEE North Eastern Centre Power Section Symposium on the , 5/Apr 1995 , Pages 10/1 – 10/11.
- [9] P.S. Sensarma, K.R. Padiyar, V. Ramanarayanan, "Analysis and Performance Evaluation of a Distribution STATCOM for Compensating Voltage Fluctuations", IEEE Transaction on Power Delivery, Vol. 16
- [10] Gareth A. Taylor, "Power quality hardware solutions for distribution systems: Custom power", IEE North Eastern Centre Power Section Symposium, pp. 11/1-11/9. Durham, UK, 1995
- [11] Narain G. Hingorani Laszlo, "Understanding FACTS Concepts and Technology of Flexible AC Transmission Systems" IEEE Press, Inc, 2000.
- [12] Roger C Dugan, Mark F. McGranaghan, H Wayne Beaty, "Electrical Power Systems Quality", McGraw Hill Companies, Inc., 1996.
- [13] Yang Han, Lin Xu, Gang Yao, Li-Dan Zhou, M. M. Khan, Chen Chen. "State-Space Averaging (SSA) Technique for Modeling of the Cascaded H-Bridge Multilevel DSTATCOMs and Active Filters". Journal IREE 2009, Vol. 4. n. 5, pp. 744-760.

Authors' information

¹Department of Electrical and Electronic Engineering, Faculty of Engineering, University Putra Malaysia 43400 Serdang, Selangor Darul Ehsan, Malaysia.

E-mails: hendri@eng.upm.edu.my
norman@eng.upm.edu.my
sinan@eng.upm.edu.my

²Department of Electrical, Electronic and Systems Engineering, Faculty of Engineering, Universiti Kebangsaan Malaysia, 43600 UKM, Bangi, Selangor, Malaysia.

E-mail: azah@vlsi.eng.ukm.my



Hendri Masdi, was born in West Sumatera, Indonesia. He graduated with Sarjana Teknik (Bachelor of Engineering) from Padang University, Indonesia in 1989. He obtained his Master of Technology from Bandung Institute of Technology (ITB), Indonesia in 2000. He is a PhD student at Electrical and Electronic Engineering Department, Faculty of Engineering, Universiti Putra Malaysia (UPM), Malaysia since 2001.



Norman Bin Mariun, graduated from University of Nottingham, UK in Electrical and Electronic Engineering (1980), received MSc from North Carolina State University, USA (1983), and PhD from University of Bradford, UK (1998). He is a Professor in Electrical Engineering at Faculty of Engineering, UPM. He is also the Director or Research Management Centre, UPM. His areas of interest include; power system quality and energy management, power electronics applications in power system and electrical drives, modelling and testing of power semiconductor devices, and application of multimedia in Engineering Education. He is a Senior Member of IEEE, a Fellow of IEM and a registered Professional Engineer.



S. M. Bashi, graduated from University of Mosul, Iraq in Electrical and Electronics Engineering (1969). He received his PhD. In Simulation of power transmission system from Loughborough University of Technology, England (1980) Since 1999, he is Associate Professor with the Department Electrical and Electronics Engineering, Faculty of Engineering, Universiti Putra Malaysia (UPM), Malaysia. His area of research interests includes; power system analysis and design, quality of power supply, simulation and application of power electronics system and machines drives.



A. Mohamed, (SM) received her B.Sc. Eng. From King's College, University of London in 1978; M.Sc. and PhD (Power System), from University of Malaya, Malaysia in 1988 and 1995 respectively. This author became a Senior Member (SM) of IEEE in 2003. She is currently an professor and Deputy Dean of Research Faculty of Engineering Universiti Kebangsaan Malaysia (UKM), Malaysia. Her current research interests are in power quality and other power system studies.